# 650 MHz Gain of 2 Triple Video Amplifier 

## feATURES

- 650 MHz -3dB Small Signal Bandwidth
- 400MHz-3dB 2V p-p Large Signal Bandwidth
- $150 \mathrm{MHz} \pm 0.1 \mathrm{~dB}$ Bandwidth
- High Slew Rate: $2500 \mathrm{~V} / \mathrm{s}$
- Fixed Gain of 2 Requires No External Resistors
- 75dB Channel Separation at 10 MHz
- 50dB Channel Separation at 100 MHz
- -82 dBc 2nd Harmonic Distortion at $10 \mathrm{MHz}, 2 V_{\text {p-p }}$
- -72 dBc 3rd Harmonic Distortion at 10MHz, 2Vp-p
- Low Supply Current: 8 mA per Amplifier
- 6ns 0.1\% Settling Time for 2V Step
- TTL Compatible Enable $\mathrm{I}_{\mathrm{SS}} \leq 100 \mu \mathrm{~A}$ when Disabled
- Differential Gain of $0.022 \%$, Differential Phase of $0.006^{\circ}$
- Wide Supply Range: $\pm 2.25 \mathrm{~V}(4.5 \mathrm{~V})$ to $\pm 6 \mathrm{~V}$ (12V)
- Available in 16-Lead SSOP Package


## APPLICATIONS

- RGB Amplifiers
- Coaxial Cable Drivers
- LCD Projectors


## DESCRIPTIOn

The $\mathrm{LT}^{\circledR} 6553$ is a high-speed triple video amplifier with an internally fixed gain of 2 . The individual amplifiers are optimized for performance with a double terminated $75 \Omega$ video load and feature a $2 \mathrm{~V}_{\text {P-p }}$ full signal bandwidth of 400 MHz , making them ideal for driving very high-resolution video signals. Separate power supply pins for each amplifier boost channel separation to 75dB, allowing the LT6553 to excel in many high-speed applications.
While the performance of the LT6553 is optimized for dual supply operation, it can also be used on a single supply as small as 4.5 V . Using dual 5 V supplies, each amplifier draws only 8 mA . When disabled, the amplifiers draw less than $100 \mu \mathrm{~A}$ and the output pins become high impedance. Furthermore, the amplifiers are capable of turning on in less than 50 ns, making them ideal for multiplexing and portable applications.

The LT6553 is manufactured on Linear Technology's proprietary low voltage complementary bipolar process and is available in the 16-lead SSOP package that fits in the same PCB area as an S0-8 package.
$\overline{\mathbf{\Sigma Y}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION




6553 TA01b

## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ............................ 13.2V
Input Current (Note 2) ....................................... $\pm 10 \mathrm{~mA}$
Output Current (Continuous) ............................ $\pm 70 \mathrm{~mA}$
EN to DGND Voltage (Note 2) ................................ 5.5V
Output Short-Circuit Duration (Note 3) ............ Indefinite
Operating Temperature Range (Note 4) $\ldots-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Specified Temperature Range (Note 5) $\ldots . .40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range .................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Junction Temperature .......................................... $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ).................. $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
| DGND 2 | LT6553CGN |
|  | LT6553IGN |
|  | GN PART |
| INB $7-7-10$ оитв | MARKING |
| 9] V | 6553 |
| $\begin{gathered} \text { GN PACKAGE } \\ \text { TJMALEAD PLASTIC SSOP } \\ \mathrm{T}_{2}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JJA}}=135^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ | 65531 |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS
The © denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF}, \mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}, V_{\text {DGND }}=0 \mathrm{~V}$.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Referred Offset Voltage | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OS }}=\mathrm{V}_{\text {OUT }} / 2$ | $\bullet$ |  | 3 | $\begin{aligned} & \pm 10 \\ & \pm 20 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| 1 IN | Input Current |  | $\bullet$ |  | -17 | $\pm 50$ | $\mu \mathrm{A}$ |
| $\underline{\mathrm{R}_{\text {IN }}}$ | Input Resistance | $\mathrm{V}_{\text {IN }}= \pm 1 \mathrm{~V}$ | $\bullet$ | 150 | 400 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{f}=100 \mathrm{kHz}$ |  |  | 1 |  | pF |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\text {S }}$ (Total) $=4.5 \mathrm{~V}$ to 12V (Note 6) | $\bullet$ | 56 | 62 |  | dB |
| IPSRR | Input Current Power Supply Rejection | $\mathrm{V}_{\text {S }}$ (Total) $=4.5 \mathrm{~V}$ to 12V (Note 6) | $\bullet$ |  | 1 | $\pm 4$ | $\mu \mathrm{A} / \mathrm{V}$ |
| $\mathrm{A}_{V}$ ERR | Gain Error | $\mathrm{V}_{\text {OUT }}= \pm 2 \mathrm{~V}$ | $\bullet$ |  | -1.2 | $\pm 5$ | \% |
| $A_{V}$ MATCH | Gain Matching | Any One Channel to Another |  |  | $\pm 1$ |  | \% |
| $\mathrm{V}_{\text {OUT }}$ | Maximum Output Voltage Swing |  | $\bullet$ | $\begin{gathered} \pm 3.25 \\ \pm 3.1 \end{gathered}$ | $\pm 3.5$ |  | V |
| Is | Supply Current, Per Amplifier |  | $\bullet$ |  | 8 | $\begin{aligned} & 11 \\ & 14 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
|  | Supply Current, Disabled, Total | $\begin{aligned} & V_{\text {EN }}=4 V \\ & V_{\text {EN }}=0 \text { pen } \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 22 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 100 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\overline{\mathrm{ENN}}$ | Enable Pin Current | $\begin{aligned} & V_{\overline{E N}}=0.4 \mathrm{~V} \\ & V_{\overline{E N}}=V^{+} \end{aligned}$ | $\bullet$ | -200 | $\begin{gathered} \hline-95 \\ 0.5 \end{gathered}$ | 50 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{ISC}_{\text {S }}$ | Output Short-Circuit Current | $\mathrm{R}_{\mathrm{L}}=0 \Omega, \mathrm{~V}_{\text {IN }}= \pm 1 \mathrm{~V}$ | $\bullet$ | $\pm 50$ | $\pm 105$ |  | mA |
| SR | Slew Rate | $\pm 1 \mathrm{~V}$ on $\pm 2 \mathrm{~V}$ Output Step (Note 9) |  | 1700 | 2500 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| -3dB BW | Small Signal -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=200 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ |  |  | 650 |  | MHz |
| 0.1 dB BW | Gain Flatness $\pm 0.1 \mathrm{~dB}$ Bandwidth | $V_{\text {OUT }}=200 \mathrm{~m} \mathrm{~V}_{\text {P-P }}$ |  |  | 150 |  | MHz |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the speciications which apply voer the tull operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF}, \mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AGND}}, \mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V}$.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FPBW | Full Power Bandwidth 2V | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$ (Note 7) | 270 | 400 |  | MHz |
| FPBW | Full Power Bandwidth 4V | $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}_{\text {P-P }}($ Note 7 ) |  | 200 |  | MHz |
|  | All-Hostile Crosstalk | $\begin{aligned} & f=10 \mathrm{MHz}, V_{\text {OUT }}=2 V_{\text {P-P }} \\ & f=100 \mathrm{MHz}, V_{\text {OUT }}=2 V_{\text {P-P }} \end{aligned}$ |  | $\begin{aligned} & -75 \\ & -50 \end{aligned}$ |  | dB dB |
| $\mathrm{t}_{\text {s }}$ | Settling Time | $0.1 \%$ of $\mathrm{V}_{\text {FINAL }}, \mathrm{V}_{\text {STEP }}=2 \mathrm{~V}$ |  | 6 |  | ns |
| $t_{\text {R }}, t_{\text {F }}$ | Small-Signal Rise and Fall Time | $10 \%$ to $90 \%$, $\mathrm{V}_{\text {OUT }}=200 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ |  | 550 |  | ps |
| dG | Differential Gain | (Note 8) |  | 0.022 |  | \% |
| dP | Differential Phase | (Note 8) |  | 0.006 |  | Deg |
| HD2 | 2nd Harmonic Distortion | $f=10 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$ |  | -82 |  | dBC |
| HD3 | 3rd Harmonic Distortion | $f=10 \mathrm{MHz}, V_{\text {OUT }}=2 V_{\text {P-P }}$ |  | -72 |  | dBC |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: This parameter is guaranteed to meet specified performance through design and characterization. It is not production tested.
Note 3: As long as output current and junction temperature are kept below the Absolute Maximum Ratings, no damage to the part will occur. Depending on the supply voltage, a heat sink may be required.
Note 4: The LT6553C is guaranteed functional over the operating temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Note 5: The LT6553C is guaranteed to meet specified performance from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. The LT6553C is designed, characterized and expected to meet specified performance from $-40^{\circ} \mathrm{C}$ and $85^{\circ} \mathrm{C}$ but is not tested or QA sampled at these temperatures. The LT6553I is guaranteed to meet specified performance from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Note 6: The two supply voltage settings for power supply rejection are shifted from the typical $\pm \mathrm{V}_{S}$ points for ease of testing. The first measurement is taken at $\mathrm{V}^{+}=3 \mathrm{~V}, \mathrm{~V}^{-}=-1.5 \mathrm{~V}$ to provide the required 3 V headroom for the enable circuitry to function with EN, DGND, AGND and all inputs connected to 0 V . The second measurement is taken at $\mathrm{V}^{+}=8 \mathrm{~V}$, $\mathrm{V}^{-}=-4 \mathrm{~V}$.
Note 7: Full power bandwidth is calculated from the slew rate:

$$
\mathrm{FPBW}=\mathrm{SR} /\left(\pi \cdot \mathrm{V}_{\mathrm{P}-\mathrm{P}}\right)
$$

Note 8: Differential gain and phase are measured using a Tektronix TSG120YC/NTSC signal generator and a Tektronix 1780R video measurement set. The resolution of this equipment is better than $0.05 \%$ and $0.05^{\circ}$. Nine identical amplifier stages were cascaded giving an effective resolution of better than $0.0056 \%$ and $0.0056 \%$.
Note 9: Slew rate is $100 \%$ production tested on the G channel. Slew rate of the $R$ and $B$ channels is guaranteed through design and characterization.

## TYPICAL PERFORMANCE CHARACTERISTICS




6553 G04

Output Voltage vs Input Voltage


Supply Current per Amplifier vs Supply Voltage


Input Bias Current vs Input Voltage


6553 G05
Output Voltage Swing vs ILOAD (Output High)


Supply Current per Amplifier vs EN Pin Voltage


6553 G03
$\overline{\mathrm{EN}}$ Pin Current vs $\overline{\mathrm{EN}}$ Pin Voltage


6553 G06
Output Voltage Swing vs ILOAD (Output Low)


## TYPICAL PGRFORmANCE CHARACTERISTICS







Crosstalk vs Frequency





6553 G18

## LT6553

## TYPICAL PGRFORmANCE CHARACTERISTICS



## PIn functions

EN (Pin 1): Enable Control Pin. An internal pull-up resistor of 46 k defines the pin's impedance and will turn the part off if the pin is unconnected. When the pin is pulled low, the part is enabled.
DGND (Pin 2): Digital Ground Reference for Enable Pin. This pin is normally connected to ground.

INR (Pin 3): Red Channel Input. This pin has a nominal impedance of $400 \mathrm{k} \Omega$ and does not have any internal termination resistor.
AGND (Pin 4): Analog Ground for $370 \Omega$ Gain Resistor of Red Channel Amplifier.

ING (Pin 5): Green Channel Input. This pin has a nominal impedance of $400 \mathrm{k} \Omega$ and does not have any internal termination resistor.
AGND (Pin 6): Analog Ground Shared for the $370 \Omega$ Gain Resistors of both Green and Blue Channel Amplifiers. Additional resistance at this pin will increase the crosstalk between the green and blue channels.
INB (Pin 7): Blue Channel Input. This pin has a nominal impedance of $400 \mathrm{k} \Omega$ and does not have any internal termination resistor.
$\mathbf{V}^{-}$(Pin 8): Negative Supply Voltage. $\mathrm{V}^{-}$pins are not internally connected to each other, and must all be connected externally. Proper supply bypassing is necessary for best performance. See the Applications Information section.
V- (Pin 9): Negative Supply Voltage for Blue Channel Output Stage. V- pins are not internally connected to each other, and must all be connected externally. Proper supply bypassing is necessary for best performance. See the Applications Information section.

OUTB (Pin 10): Blue Channel Output. It is twice the blue channel input, and performs optimally with a $150 \Omega$ load (a double terminated $75 \Omega$ cable).

V ${ }^{+}$(Pin 11): Positive Supply Voltage for Output Stages of Amplifiers B and G. $\mathrm{V}^{+}$pins are not internally connected to each other, and must all be connected externally. Proper supply bypassing is necessary for best performance. See the Applications Information section.
OUTG (Pin 12): Green Channel Output. It is twice the green channel input, and performs optimally with a $150 \Omega$ load (a double terminated $75 \Omega$ cable).
$\mathbf{V}^{-}$(Pin 13): Negative Supply Voltage for Output Stage of Amplifiers $G$ and $R . V^{+}$pins are not internally connected to each other, and must all be connected externally. Proper supply bypassing is necessary for best performance. See the Applications Information section.
OUTR (Pin 14): Red Channel Output. It is twice the red channel input, and performs optimally with a $150 \Omega$ load (a double terminated $75 \Omega$ cable).

V+ (Pin 15): Positive Supply Voltage for Output Stage R. $\mathrm{V}^{+}$pins are not internally connected to each other, and must all be connected externally. Proper supply bypassing is necessary for best performance. See the Applications Information section.
$\mathrm{V}^{+}$(Pin 16): Positive Supply Voltage. $\mathrm{V}^{+}$pins are not internally connected to each other, and must all be connected externally. Proper supply bypassing is necessary for best performance. See the Applications Information section.

## APPLICATIONS InFORMATION

## Power Supplies

The LT6553 is optimized for $\pm 5 \mathrm{~V}$ supplies but can be operated on as little as $\pm 2.25 \mathrm{~V}$ or a single 4.5 V supply and as much as $\pm 6 \mathrm{~V}$ or a single 12 V supply. Internally, each supply is independent to improve channel isolation. Do not leave any supply pins disconnected or the part may not function correctly!

## Enable/Shutdown

The LT6553 has a TTL compatible shutdown mode controlled by the $\overline{E N}$ pin and referenced to the DGND pin. If the amplifier will be enabled at all times, the EN pin can be connected directly to DGND. If the enable function is desired, either driving the pin above 2 V or allowing the internal 46 k pull-up resistor to pull the EN pin to the top rail will disable the amplifier. When disabled, the DC output impedance will rise to approximately $700 \Omega$ through the internal feedback and gain resistors. Supply current into the amplifier in the disabled state will be primarily through $\mathrm{V}^{+}$and approximately equal to $\left(\mathrm{V}^{+}-\mathrm{V}_{\overline{\mathrm{EN}}}\right) / 46 \mathrm{k}$.
It is important that the two following constraints on the DGND pin and the EN pin are always followed:

$$
\begin{aligned}
& \mathrm{V}^{+}-\mathrm{V}_{\mathrm{DGND}} \geq 3 \mathrm{~V} \\
& \mathrm{~V}_{\overline{\mathrm{EN}}}-\mathrm{V}_{\mathrm{DGND}} \leq 5.5 \mathrm{~V}
\end{aligned}
$$

Split supplies of $\pm 3 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ will satisfy these requirements with DGND connected to OV.

In single supply applications above 5.5 V , an additional resistor may be needed from the EN pin to DGND if the pin is ever allowed to float. For example, on a 12 V single supply, a 33k resistor would protect the pin from floating too high while still allowing the internal pull-up resistor to disable the part.
On dual $\pm 2.25 \mathrm{~V}$ supplies, connecting the $\overline{\mathrm{EN}}$ and DGND pins to $\mathrm{V}^{-}$is the easiest way of ensuring that $\mathrm{V}^{+}-\mathrm{V}_{\text {DGND }}$ is more than 3 V .

The DGND pin should not be pulled above the EN pin since doing so will turn on an ESD protection diode. If the $\overline{\mathrm{EN}}$ pin voltage is forced a diode drop below the DGND pin, current should be limited to 10 mA or less.
The enable/disable times of the LT6553 are fast when driven with a logic input. Turn on (from 50\% $\overline{\mathrm{EN}}$ input to
$50 \%$ output) typically occurs in less than 50ns. Turn off is slower, but is nonetheless below 300 ns .

## Input Considerations

The LT6553 input voltage range is from $\mathrm{V}^{-}+1 \mathrm{~V}$ to $\mathrm{V}^{+}-1 \mathrm{~V}$. Therefore, on split supplies the LT6553 input range is always larger than the output swing. On a single positive supply, however, the input range limits the output low swing to 2 V (1V multiplied by the internal gain of 2).
The inputs can be driven beyond the point at which the output clips so long as input currents are limited to below $\pm 10 \mathrm{~mA}$. Continuing to drive the input beyond the output limit can result in increased current drive and slightly increased swing, but will also increase supply current and may result in delays in transient response at larger levels of overdrive.

## Layout and Grounding

It is imperative that care is taken in PCB layout in order to utilize the very high speed and very low crosstalk of the LT6553. Separate power and ground planes are highly recommended and trace lengths should be kept as short as possible. If input or output traces must be run over a distance of several centimeters, they should use a controlled impedance with matching series and shunt resistances (nominally $75 \Omega$ ) to maintain signal fidelity.
Series termination resistors should be placed as close to the output pins as possible to minimize output capacitance. See the Typical Performance Characteristics section for a plot of frequency response with various output capacitors—only 10pF of parasitic output capacitance causes 6 dB of peaking in the frequency response!
Low ESL/ESR bypass capacitors should be placed as close to the positive and negative supply pins as possible. One 4700 pF ceramic capacitor is recommended for both $\mathrm{V}^{+}$ and $\mathrm{V}^{-}$. Additional 470pF ceramic capacitors with minimal trace length on each supply pin will further improve AC and transient response as well as channel isolation. For high current drive and large-signal transient applications, additional $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalums should be added on each supply. The smallest value capacitors should be placed closest to the package.

## APPLICATIONS INFORMATION

If the AGND pins are not connected directly to a low impedance ground plane, they must be carefully bypassed to maintain minimal impedance over frequency. Pin 6 is a shared connection of the gain resistors of both channel G and channel B, and any resistance external to this node can significantly decrease the isolation between those channels. Although crosstalk will be very dependent on the board layout, a recommended starting point for bypass capacitors would be 470pF as close as possible to each AGND pin with one 4700pF capacitor in parallel.
To maintain the LT6553's channel isolation, it is beneficial to shield parallel input and output traces using a ground
plane or power supply traces. Vias between topside and backside metal may be required to maintain a low inductance ground near the part where numerous traces converge.

## ESD Protection

The LT6553 has reverse-biased ESD protection diodes on all pins. If any pins are forced a diode drop above the positive supply or a diode drop below the negative supply, large currents may flow through these diodes. If the current is kept below 10 mA , no damage to the devices will occur.

## TYPICAL APPLICATION

## RGB Buffer Demo Board

The DC714 Demo Board illustrates optimal routing, bypassing and termination using the LT6553 as an RGB video buffer. The schematic is shown in Figure 1. All inputs and outputs are routed to have a characteristic impedance of $75 \Omega$ and $75 \Omega$ input shunt and output series
terminations are connected as close to the part as possible. For ideal operation, a $75 \Omega$ load termination should be connected at the output. The LT6553's gain of 2 will compensate for the resulting divider between the series and load termination resistors.


## LT6553

## TYPICAL APPLICATIONS

A fourth signal trace is provided at the bottom of the DC714 demo board with dimensions identical to the combined input and output of the other channels. This trace can be used for calibrating the effects of electrical delay and impedance mismatching and is not necessary in an end-user application. Several jumpers and additional connectors are also included to allow for testing of the enable feature and single supply operation.

## Single Supply RGB Buffer Demo Board

The DC743A Demo Board uses the LT6553 in a single supply application with AC coupled inputs and outputs. It is nearly identical to the DC714 RGB Buffer Demo Board but has the additional components required for AC coupling and setting a DC bias point at the input. A schematic of a single channel is shown in Figure 2. AC performance of the LT6553 in the single supply application as shown is nearly identical to performance with dual supplies.

The 6.8 k and 2.2 k bias resistors at the input set up a nominal DC voltage at the input that keeps a video signal
within the input and output common mode range of the part. On a 9 V single supply, the input would sit at 2.2V DC, and the output would sit at 4.4 V .

Due to the $220 \mu \mathrm{~F}$ coupling cap at the output, the only additional power dissipation due to the positive output voltage is through the feedback and gain resistors. Since those resistors are approximately $740 \Omega$ in series, the additional quiescent current is only 6 mA per channel.

## RGB Video Selector/Cable Driver

A video multiplexer can be implemented using the EN pins of parallel LT6553s as shown in Figure 3. In this application, all outputs are connected together and one LT6553 is switched on while the other is switched off. A fast inverter provides a complementary signal to ensure that only one set of $R, G$ and $B$ channels is buffered at any time. As shown, the outputs are connected before the $75 \Omega$ series termination resistors in order to reduce any DC attenuation that may result from the non-infinite output impedance of the disabled LT6553.


Figure 2. Single Supply Configuration, One Channel Shown

## SIMPLIFIED SCHEMATIC



## PACKAGE DESCRIPTION

## GN Package

16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS }}$
3. DRAWING NOT TO SCALE
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006 " ( 0.152 mm ) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED $0.010^{\prime \prime}$ ( 0.254 mm ) PER SIDE

## LT6553

## TYPICAL APPLICATION



Figure 3. RGB Video Selector/Cable Driver

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LT1259/LT1260 | Dual/Triple 130MHz Current Feedback Amplifiers | Shutdown, Operates to $\pm 15 \mathrm{~V}$ |
| LT1395/LT1396/LT1397 | Single/Dual/Quad 400MHz Current Feedback Amplifiers | $800 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate |
| LT1398/LT1399 | Dual/Triple 300MHz Current Feedback Amplifiers | 0.1 dB Gain Flatness to 150MHz, Shutdown |
| LT1675/LT1675-1 | 250 MHz, Triple and Single RGB Multiplexer with <br> Current Feedback Amplifiers | 100 MHz Pixel Switching, -3dB Bandwidth: 250MHz, <br> $1100 \mathrm{~V} / \mu \mathrm{s} \mathrm{Slew} \mathrm{Rate}$ |
| LT1809/LT1810 | Single/Dual, 180MHz, Rail-to-Rail Input and <br> Output Amplifiers | $350 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate, Shutdown, <br> Low Distortion -90dBc at 5MHz |
| LT6550/LT6551 | $3.3 V$ Triple and Quad Video Buffers | 110 MHz Gain of 2 Buffers in MS Package |

